Skip to content
Ibex CI

[rtl] Fix counter reset value on FPGA #240

Sign in to view logs

[rtl] Fix counter reset value on FPGA

[rtl] Fix counter reset value on FPGA #240

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Run quality checks (Lint and DV)
11m 31s
11m 31s