Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog: use zero_extend_exprt #796

Draft
wants to merge 2 commits into
base: main
Choose a base branch
from

Verilog: use zero_extend_exprt

b20299a
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Draft

Verilog: use zero_extend_exprt #796

Verilog: use zero_extend_exprt
b20299a
Select commit
Loading
Failed to load commit list.
check-clang-format
succeeded Dec 18, 2024 in 2m 10s