Skip to content
Syntactic checks

Verilog: use zero_extend_exprt #1799

Sign in to view logs

Verilog: use zero_extend_exprt

Verilog: use zero_extend_exprt #1799

Triggered via pull request December 18, 2024 00:57
@kroeningkroening
synchronize #796
zero-extend
Status Success
Total duration 2m 18s
Artifacts –

syntax-checks.yaml

on: pull_request
check-clang-format
2m 10s
check-clang-format
Fit to window
Zoom out
Zoom in