Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Improved riscv-dv CI tests #117

Merged
merged 9 commits into from
Oct 11, 2023
Merged

Conversation

mkurc-ant
Copy link
Collaborator

@mkurc-ant mkurc-ant commented Sep 20, 2023

This PR enhances riscv-dv CI tests by separating code generation and test execution stages. The PR enables the following tests:

  • riscv_rand_instr_test
  • riscv_rand_jump_test
  • riscv_jump_stress_test
  • riscv_loop_test
  • riscv_unaligned_load_store_test
  • riscv_non_compressed_instr_test
  • riscv_no_fence_test
  • riscv_illegal_instr_test
  • riscv_hint_instr_test
  • riscv_ebreak_test
  • riscv_ebreak_debug_mode_test
  • riscv_full_interrupt_test
  • riscv_mmu_stress_test (though VeeR does not have MMU so the test does not actually use it)
  • riscv_pmp_test

@mkurc-ant mkurc-ant marked this pull request as draft September 20, 2023 10:21
@eszpotanski eszpotanski force-pushed the riscv-dv-ci branch 24 times, most recently from 6d806f5 to bd4c748 Compare September 26, 2023 12:07
@mkurc-ant mkurc-ant force-pushed the riscv-dv-ci branch 5 times, most recently from 9ec0b72 to b09e58b Compare September 29, 2023 11:02
@mkurc-ant mkurc-ant force-pushed the riscv-dv-ci branch 7 times, most recently from 8cc4421 to be2f0ba Compare October 9, 2023 10:58
@github-actions
Copy link

github-actions bot commented Oct 9, 2023

Links to coverage and verification reports for this PR (#117) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@mkurc-ant mkurc-ant changed the title [WIP] riscv-dv CI Improved riscv-dv CI tests Oct 9, 2023
@mkurc-ant mkurc-ant marked this pull request as ready for review October 9, 2023 12:52
@github-actions
Copy link

github-actions bot commented Oct 9, 2023

Links to coverage and verification reports for this PR (#117) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

1 similar comment
@github-actions
Copy link

Links to coverage and verification reports for this PR (#117) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@github-actions
Copy link

Links to coverage and verification reports for this PR (#117) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@github-actions
Copy link

Links to coverage and verification reports for this PR (#117) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@tmichalak
Copy link
Collaborator

LGTM

@tmichalak tmichalak merged commit 0b8b335 into chipsalliance:main Oct 11, 2023
146 checks passed
@tmichalak tmichalak deleted the riscv-dv-ci branch October 22, 2024 13:29
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants