Skip to content

abettati/riscv_old_mirror

Folders and files

NameName
Last commit message
Last commit date

Latest commit

author
Andrea Bettati
Dec 30, 2019
c4be389 · Dec 30, 2019
Nov 7, 2019
Aug 21, 2019
Dec 23, 2019
Dec 30, 2019
Sep 27, 2019
Sep 27, 2019
Jun 12, 2017
Nov 7, 2019
Apr 15, 2019
Jan 29, 2018
Sep 7, 2019
Jun 25, 2019

Repository files navigation

Build Status

RI5CY: RISC-V Core

RI5CY is a small 4-stage RISC-V core. It started its life as a fork of the OR10N CPU core that is based on the OpenRISC ISA.

RI5CY fully implements the RV32IMFC instruction set and many custom instruction set extensions that improve its performance for signal processing applications. It partially supports the privileged spec 1.10, USER MODE and Physical Memory Protection.

It has a custom debug support.

The core was developed as part of the PULP platform for energy-efficient computing and is currently used as the processing core for PULP and PULPino.

Documentation

A datasheet that explains the most important features of the core can be found in the doc folder.