write_verilog: emit casez
as if/elif/else
whenever possible
#3429
Job | Run time |
---|---|
24s | |
8m 52s | |
9m 16s |
casez
as if/elif/else
whenever possible
#3429
Job | Run time |
---|---|
24s | |
8m 52s | |
9m 16s |