Skip to content
Visual Studio Build

write_verilog: emit casez as if/elif/else whenever possible #3429

Sign in to view logs

write_verilog: emit casez as if/elif/else whenever possible

write_verilog: emit casez as if/elif/else whenever possible #3429

Triggered via pull request January 6, 2024 16:00
@whitequarkwhitequark
synchronize #4090
whitequark:write_verilog-if-elif-else
Status Success
Total duration 18m 57s
Artifacts 1

vs.yml

on: pull_request
yosys-vcxsrc
24s
yosys-vcxsrc
build
8m 52s
build
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
vcxsrc Expired
3.52 MB