Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Adopt sdkng to hal_nxp #501

Draft
wants to merge 17 commits into
base: master
Choose a base branch
from

Conversation

ZhaoxiangJin
Copy link
Contributor

@ZhaoxiangJin ZhaoxiangJin commented Jan 23, 2025

Without using MCUX SDK NEXT kconfg tree

@ZhaoxiangJin ZhaoxiangJin changed the title Feature/mcux ng glue upstream no kconfig Adopt sdkng to hal_nxp Jan 23, 2025
ZhaoxiangJin and others added 17 commits February 4, 2025 00:32
 - Remove the unused cmake which depends on Kconfig.

Signed-off-by: Jason Yu <[email protected]>
 - When SDK NG used, use the file in mcu-sdk-ng folder

Signed-off-by: Jason Yu <[email protected]>
Moves CAAM initialization and RNG related job descriptors to
a non-cacheable region instead of being on the write-back stack.
Currently the CAAM and cores are accessing these descriptors incoherently.

Signed-off-by: Declan Snyder <[email protected]>
BIT macro is defined in util_macro.h in zephyr, let's rename this macro to avoid
conflicts.

Signed-off-by: Lucien Zhao <[email protected]>
Add missing guards to avoid compilation warnings when building with SDK
clock control driver disabled.

Signed-off-by: Marcin Wierzbicki <[email protected]>
For IRQ_STEER, lower CHn_MASK register indexes are used
to mask higher interrupt IDs. For instance, in the case
of i.MX8MP, the mapping is as follows:

	CHn_MASK4 => masks interrupts [31:0]
	CHn_MASK3 => masks interrupts [63:32]
	CHn_MASK2 => masks interrupts [95:64]
	CHn_MASK1 => masks interrupts [127:96]
	CHn_MASK0 => masks interrupts [159:128]

The `IRQSTEER_GetRegIndex()` function is used to fetch
the CHn_MASK register index based on a given slice. The term
"slice" is used to refer to an index of a CHn_MASK register in
the set of CHn_MASK registers assigned to a certain master. Assuming
the following partition scheme (i.MX8MP):

	{ CHn_MASK4 } is assigned to MASTER0
	{ CHn_MASK3, CHn_MASK2 } is assigned to MASTER1
	{ CHn_MASK1, CHn_MASK0 } is assiged to MASTER2

CHn_MASK3 would be at slice (index) 0, CHn_MASK2 would be at
slice 1, CHn_MASK1 would be at slice 0 and so on.

To compute the CHn_MASK register index found at a given slice,
`IRQSTEER_GetRegIndex()` uses a base index, which is either
the lowest or the highest CHn_MASK register index in a master's
partition (for instance, for MASTER1 the higher would be 3 and
the lowest would be 2).

For IRQ_STEER instances with an uneven number of CHn_MASK registers
the base is the lowest index, while in the case of instances with
an even number of CHn_MASK registers it's exactly the opposite. This
is an issue because the software using this function might expect
the base to either be the lowest or the highest index ALL THE TIME
(since this affects the order in which the CHn_MASK register indexes
are returned).

As such, fix this problem by making the base the highest CHn_MASK
register index.

Signed-off-by: Laurentiu Mihalcea <[email protected]>
Allow the flexio driver to pass a parameter to the GPIO
callback functions.

Signed-off-by: Mahesh Mahadevan <[email protected]>
Flexio IP functions in mcux and S32 SoCs are quite similar
This commit enables the existing flexio driver to support
Flexio IP on S32 SoCs by adding PIN Operations and NO DOZE mode.

Signed-off-by: Sumit Batra <[email protected]>
@zejiang0jason zejiang0jason force-pushed the feature/mcux_ng_glue_upstream_no_kconfig branch from 489db5e to c707f91 Compare February 3, 2025 15:56
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

8 participants