Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Extend HCI with ECC #43

Open
wants to merge 18 commits into
base: master
Choose a base branch
from
Open

Extend HCI with ECC #43

wants to merge 18 commits into from

Conversation

LuigiGhionda
Copy link

This PR extends HCI with ECC introducing:

  1. Dedicated encoder and decoder for the HCI payload signals based on SEC-DED encoding
  2. ECC-extended HWPE streamer modules
  3. ECC-extended interconnect module
  4. Memory-mapped error-counting registers to collect statistics

This PR is only a cleaned-up and rebased version of #39.

@LuigiGhionda LuigiGhionda mentioned this pull request Jul 4, 2024
Closed
LuigiGhionda and others added 18 commits August 14, 2024 15:07
@LuigiGhionda
Add HCI ECC encoder and decoder modules
83d46c5
@LuigiGhionda
Add HCI ECC source and sink modules
84df642
@LuigiGhionda
Add HCI ECC interconnect module
b5d70c3
@LuigiGhionda
Fix ecc signals propagation
5e91ea1
@LuigiGhionda
Add memory-mapped registers to store the number of detected errors on…
dc89363 
… interconnect-side
@LuigiGhionda
Add option to bypass data encoding/decoding if only metadata encoding…
624b12f 
…/decoding is needed
@LuigiGhionda
Update interconnect to support ECC extension up to the memory side
dcae39b 
* Introduce additional encoders/decoders along the interconnect to properly handle ECC bits across the different modules
* Add router and arbiter modules able to properly handle ECC bits
@LuigiGhionda
Add error signaling to ECC encoder
7a6094c
@LuigiGhionda
Redesign memory-mapped error-counting registers
41b62a1
@LuigiGhionda
Add error signaling to ECC source module
72dd758
@LuigiGhionda
Remove periph_to_reg module from inside the ecc_manager to not be bou…
3696b5f 
…nd by the slave port type
@LuigiGhionda
Update authors
d2f505b
@LuigiGhionda
Remove the dedicated router and router_reorder modules and instead mo…
7f73e9b 
…dify the original modules accordingly

Initially, dedicated modules were introduced for simplicity. However, to avoid adding unnecessary files, they have now been removed and merged with the original modules
@LuigiGhionda
Small cleanup
a3a784a
@LuigiGhionda
Remove r_opc signal from the encoding since it's not used at the moment
85f5675
@LuigiGhionda
Change the minimum value of UW to encode also the user/r_user signal
f903d0a 
UW default value is now 1 instead of 0
@LuigiGhionda
Fix errors exposure
75bcc61 
* Errors on data are evaluated on read valid
* Errors on metadata are evaluated on successful handshake
@LuigiGhionda
Parameters cleanup
38fc2a7
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@FrancescoConti FrancescoConti Awaiting requested review from FrancescoConti

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@LuigiGhionda