Skip to content

Add rstsync

Add rstsync #158

Triggered via push November 11, 2023 18:11
Status Success
Total duration 53s
Artifacts 1
This run and associated checks have been archived and are scheduled for deletion. Learn more about checks retention

lint.yml

on: push
Verilog Sources
41s
Verilog Sources
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
verible-linter Expired
0 Bytes