Skip to content
lint

Replace all asserts & assumes with macros from assertions.svh (#233) #277

Sign in to view logs

Replace all asserts & assumes with macros from assertions.svh (#233)

Replace all asserts & assumes with macros from assertions.svh (#233) #277

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Verilog Sources
46s
46s