Skip to content
lint

Avoid wide signals in sensitivity lists of immediate assertions #274

Sign in to view logs

Avoid wide signals in sensitivity lists of immediate assertions

Avoid wide signals in sensitivity lists of immediate assertions #274

Triggered via push October 3, 2024 05:04
@niwisniwis
pushed 38a94fe
michael-platzer/fix/no-complex-assertions-in-verilator
Status Success
Total duration 3m 2s
Artifacts 1

lint.yml

on: push
Verilog Sources
2m 52s
Verilog Sources
Fit to window
Zoom out
Zoom in

Annotations

1 warning
Verilog Sources
The following actions use a deprecated Node.js version and will be forced to run on node20: actions/checkout@v3. For more info: https://github.blog/changelog/2024-03-07-github-actions-all-actions-will-run-on-node20-instead-of-node16-by-default/

Artifacts

Produced during runtime
Name Size
verible-linter Expired
164 Bytes