Back to pull request #172

xilinx: Use reset signal corresponding to input polarity in `sys_rst` #3138

Sign in to view logs

Run time

Learn about OS pricing on GitHub Actions

Job	Run time
build (sw)	1m 23s
build (hw)	1m 24s
build (sim)	1m 9s
	3m 56s