Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

WIP: AXI_DEMUX parameters #166

Draft
wants to merge 19 commits into
base: master
Choose a base branch
from
Draft
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
axi_xbar: Update axi_demux instantiation
Wolfgang Rönninger committed Feb 4, 2021
commit 34d7991a11506eae84769f930df73f26462b1d57
50 changes: 24 additions & 26 deletions src/axi_xbar.sv
Original file line number Diff line number Diff line change
@@ -374,33 +374,31 @@ module axi_xbar #(
`endif
// pragma translate_on
axi_demux #(
.AxiIdWidth ( SlvPortIdWidth ), // ID Width
.aw_chan_t ( slv_port_axi_aw_t ), // AW Channel Type
.w_chan_t ( axi_w_t ), // W Channel Type
.b_chan_t ( slv_port_axi_b_t ), // B Channel Type
.ar_chan_t ( slv_port_axi_ar_t ), // AR Channel Type
.r_chan_t ( slv_port_axi_r_t ), // R Channel Type
.req_t ( slv_port_axi_req_t ),
.resp_t ( slv_port_axi_rsp_t ),
.NoMstPorts ( NumMstPorts + 32'd1 ),
.MaxTrans ( SlvPortMaxTxns ),
.AxiLookBits ( SlvPortIdWidthUsed ),
.FallThrough ( FallThrough ),
.SpillAw ( LatencyMode[9] ),
.SpillW ( LatencyMode[8] ),
.SpillB ( LatencyMode[7] ),
.SpillAr ( LatencyMode[6] ),
.SpillR ( LatencyMode[5] )
.NumMstPorts ( NumMstPorts + 32'd1 ),
.IdWidth ( SlvPortIdWidth ),
.IdWidthUsed ( SlvPortIdWidthUsed ),
.AddrWidth ( AddrWidth ),
.DataWidth ( DataWidth ),
.UserWidth ( UserWidth ),
.MaxTxns ( SlvPortMaxTxns ),
.FallThrough ( FallThrough ),
.SpillAw ( LatencyMode[9] ),
.SpillW ( LatencyMode[8] ),
.SpillB ( LatencyMode[7] ),
.SpillAr ( LatencyMode[6] ),
.SpillR ( LatencyMode[5] ),
.axi_req_t ( slv_port_axi_req_t ),
.axi_rsp_t ( slv_port_axi_rsp_t )
) i_axi_demux (
.clk_i, // Clock
.rst_ni, // Asynchronous reset active low
.test_i, // Testmode enable
.slv_req_i ( slv_ports_req_i[i] ),
.slv_aw_select_i ( slv_aw_select ),
.slv_ar_select_i ( slv_ar_select ),
.slv_resp_o ( slv_ports_rsp_o[i] ),
.mst_reqs_o ( slv_reqs[i] ),
.mst_resps_i ( slv_rsps[i] )
.clk_i,
.rst_ni,
.test_i,
.slv_port_req_i ( slv_ports_req_i[i] ),
.slv_port_aw_select_i ( slv_aw_select ),
.slv_port_ar_select_i ( slv_ar_select ),
.slv_port_rsp_o ( slv_ports_rsp_o[i] ),
.mst_ports_req_o ( slv_reqs[i] ),
.mst_ports_rsp_i ( slv_rsps[i] )
);

axi_err_slv #(