Skip to content

fpga vanilla: align clocks in xilinx wrapper #753

fpga vanilla: align clocks in xilinx wrapper

fpga vanilla: align clocks in xilinx wrapper #753

Triggered via push February 10, 2025 15:41
Status Success
Total duration 1m 5s
Artifacts 1

lint.yml

on: push
lint-license
9s
lint-license
lint-sv
56s
lint-sv
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
verible-linter
164 Bytes