Skip to content

[ci] port Azure Pipelines to GitHub Actions for earlgrey_es_sival #2373

[ci] port Azure Pipelines to GitHub Actions for earlgrey_es_sival

[ci] port Azure Pipelines to GitHub Actions for earlgrey_es_sival #2373

Triggered via pull request November 25, 2024 16:32
Status Cancelled
Total duration 3h 24m 51s
Artifacts 5

ci.yml

on: pull_request
Earl Grey for CW310  /  Build bitstream
1h 31m
Earl Grey for CW310 / Build bitstream
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1h 22m
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW340  /  Build bitstream
2h 0m
Earl Grey for CW340 / Build bitstream
Lint (slow)
10m 24s
Lint (slow)
Airgapped build
15m 53s
Airgapped build
Verible lint
1m 4s
Verible lint
Verilated English Breakfast
14m 59s
Verilated English Breakfast
Verilated Earl Grey
1h 3m
Verilated Earl Grey
CW305's Bitstream
37m 16s
CW305's Bitstream
Build Docker Containers
27s
Build Docker Containers
Build and test software
29m 1s
Build and test software
CW310 ROM_EXT Tests  /  FPGA test
28m 29s
CW310 ROM_EXT Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
28m 29s
CW310 ROM_EXT Tests / FPGA test
CW310 SiVal non-ROM_EXT Tests  /  FPGA test
28m 29s
CW310 SiVal non-ROM_EXT Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
28m 29s
CW310 SiVal ROM_EXT Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
CW340 ROM Tests  /  FPGA test
15m 15s
CW340 ROM Tests / FPGA test
Fit to window
Zoom out
Zoom in

Annotations

14 errors
Build Docker Containers
buildx failed with: ERROR: failed to solve: process "/bin/sh -c add-apt-repository ppa:ubuntu-toolchain-r/test && apt-get update && apt-get install -y gcc-${GCC_VERSION} g++-${GCC_VERSION} && update-alternatives --install /usr/bin/gcc gcc /usr/bin/gcc-${GCC_VERSION} 90 && update-alternatives --install /usr/bin/g++ g++ /usr/bin/g++-${GCC_VERSION} 90" did not complete successfully: exit code: 127
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 123.
Verilated Earl Grey
Process completed with exit code 123.
CW340 ROM Tests / FPGA test
Process completed with exit code 123.
CW310 SiVal non-ROM_EXT Tests / FPGA test
Canceling since a higher priority waiting request for 'CI-refs/pull/25380/merge' exists
CW310 SiVal non-ROM_EXT Tests / FPGA test
The operation was canceled.
CW310 ROM_EXT Tests / FPGA test
Canceling since a higher priority waiting request for 'CI-refs/pull/25380/merge' exists
CW310 ROM_EXT Tests / FPGA test
The operation was canceled.
CW310 ROM_EXT Tests / FPGA test
Canceling since a higher priority waiting request for 'CI-refs/pull/25380/merge' exists
CW310 ROM_EXT Tests / FPGA test
The operation was canceled.
CW310 SiVal ROM_EXT Tests / FPGA test
Canceling since a higher priority waiting request for 'CI-refs/pull/25380/merge' exists
CW310 SiVal ROM_EXT Tests / FPGA test
The operation was canceled.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.36 MB
partial-build-bin-chip_earlgrey_cw310
6.01 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
6.05 MB
partial-build-bin-chip_earlgrey_cw340
9.08 MB
verilated_englishbreakfast
6.24 MB