Skip to content
View itsubaidrehman's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report itsubaidrehman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. D_FF D_FF Public

    Design & Verification of D flip flop

    SystemVerilog

  2. RISC-V-Assembly RISC-V-Assembly Public

    Assembly

  3. RTL-Designs RTL-Designs Public

    Verilog

  4. RV32I-Pipelined-processor RV32I-Pipelined-processor Public

    5 stages pipelined processor

    Verilog 1

  5. UART UART Public

    SystemVerilog

  6. C-problems C-problems Public

    C