Skip to content

Commit

Permalink
Comment debug
Browse files Browse the repository at this point in the history
  • Loading branch information
jbemmel committed Feb 12, 2025
1 parent 8c7af9b commit 0b29202
Showing 1 changed file with 2 additions and 1 deletion.
3 changes: 2 additions & 1 deletion netsim/modules/lag.py
Original file line number Diff line number Diff line change
Expand Up @@ -111,7 +111,8 @@ def set_lag_ifindex(laglink: Box, intf: Box, is_mside: bool, topology: Box) -> b
link_lag_ifindex = laglink.get('lag.ifindex',None)
_n = topology.nodes[intf.node]
next_ifindex = _n.get('_lag_ifindex',None)
print(f"set_lag_ifindex(is_mside={is_mside}) link_lag_ifindex={link_lag_ifindex} intf_lag_ifindex={intf_lag_ifindex} next_ifindex={next_ifindex} ")

# print(f"set_lag_ifindex(is_mside={is_mside}) link_lag_ifindex={link_lag_ifindex} intf_lag_ifindex={intf_lag_ifindex} next_ifindex={next_ifindex} ")
if intf_lag_ifindex is None:
if link_lag_ifindex is None:
if is_mside: # For M: side we need matching lag.ifindex
Expand Down

0 comments on commit 0b29202

Please sign in to comment.