Skip to content
REUSE Compliance Check

Add Verible SystemVerilog formatting #3

Sign in to view logs

Add Verible SystemVerilog formatting

Add Verible SystemVerilog formatting #3

Triggered via push August 16, 2024 09:22
@davidmallasendavidmallasen
pushed b15817c
main
Status Success
Total duration 19s
Billable time 1m
Artifacts –

reuse.yaml

on: push
test
10s
test
Fit to window
Zoom out
Zoom in