Skip to content

A RISC-V core for my high level synthesis compiler

License

Notifications You must be signed in to change notification settings

can-lehmann/riscv_hls

Folders and files

NameName
Last commit message
Last commit date

Latest commit

e4a157f · Oct 7, 2023

History

3 Commits
Oct 7, 2023
Oct 4, 2023
Oct 7, 2023
Oct 4, 2023
Oct 7, 2023
Oct 4, 2023
Oct 7, 2023
Oct 4, 2023

Repository files navigation

High Level Synthesis RISC-V Core

A multi cycle RISC-V core for demonstrating the capabilities of my high level synthesis (HLS) compiler.

The RISC-V core is written in regular C code, but can be automatically compiled for FPGAs by my (currently still unreleased) HLS compiler.

It demonstrates the following features:

  • State machine synthesis using clock() statements
  • Functions calls and control flow
  • Input/Output using __input_*/__output_*
  • Structs, arrays and stack allocations
  • Higher order functions (passing functions as arguments)

License

This project is licensed under the MIT license. See LICENSE.txt for more details.

The files in tools/opcodes are from the riscv-opcodes project. They are licensed under a BSD-3-Clause license, see tools/opcodes/LICENSE for more details.

About

A RISC-V core for my high level synthesis compiler

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published