Skip to content

Commit

Permalink
Update and rename Assignment6.out to Critical Voltages of Pseudo NMOS…
Browse files Browse the repository at this point in the history 
… Inverter.out
  • Loading branch information
@Saptarshi-prog
Saptarshi-prog authored Oct 22, 2022
1 parent 8b28238 commit 1f3e52a
Showing 1 changed file with 1 addition and 5 deletions.
6 changes: 1 addition & 5 deletions Assignment6.out → ...ical Voltages of Pseudo NMOS Inverter.out
View file
Original file line number Diff line number Diff line change
@@ -1,8 +1,4 @@
* Key: 8ea7f780a7efda850e0bd3fd1a8d4e08
* T-Spice Demo 9.12 Simulation Sat Oct 22 14:02:10 2022 F:\IIT Dhanbad\1st Semester\Digital VLSI Lab\Day 1\Assignment6.sp
* Command line: tspice -o "F:\IIT Dhanbad\1st Semester\Digital VLSI Lab\Day 1\Assignment6.out" "F:\IIT Dhanbad\1st Semester\Digital VLSI Lab\Day 1\Assignment6.sp"
* T-Spice Win32 Demo 9.12.20040112.04:26:10
* Operating System: Windows NT/95

* Warning : Source perimeter (PS) is zero for MOSFET device M1
* Warning : Drain perimeter (PD) is zero for MOSFET device M1
* Warning : Source perimeter (PS) is zero for MOSFET device M2
Expand Down

0 comments on commit 1f3e52a

Please sign in to comment.