Skip to content

Commit

Permalink
Update and rename Assignment_2.out to VTC of CMOS Inverter.out
Browse files Browse the repository at this point in the history
  • Loading branch information
Saptarshi-prog authored Oct 22, 2022
1 parent 3e99c6f commit 142ac39
Showing 1 changed file with 0 additions and 5 deletions.
5 changes: 0 additions & 5 deletions Assignment_2.out → VTC of CMOS Inverter.out
Original file line number Diff line number Diff line change
@@ -1,8 +1,3 @@
* Key: 709e140a0113ab1df9a99d1553364809
* T-Spice Demo 9.12 Simulation Sun Oct 09 20:24:07 2022 F:\IIT Dhanbad\1st Semester\Digital VLSI Lab\Day 1\Assignment_2.sp
* Command line: tspice -o "F:\IIT Dhanbad\1st Semester\Digital VLSI Lab\Day 1\Assignment_2.out" "F:\IIT Dhanbad\1st Semester\Digital VLSI Lab\Day 1\Assignment_2.sp"
* T-Spice Win32 Demo 9.12.20040112.04:26:10
* Operating System: Windows NT/95
* Warning : Source perimeter (PS) is zero for MOSFET device M1
* Warning : Drain perimeter (PD) is zero for MOSFET device M1
* Warning : Source perimeter (PS) is zero for MOSFET device M2
Expand Down

0 comments on commit 142ac39

Please sign in to comment.