Skip to content

Implementation of Partially Parellel LDPC Code Decoder in Verilog

License

Notifications You must be signed in to change notification settings

Mshivam2409/LDPC-Decoder

Repository files navigation

LDPC-Code-Decoder

Implementation of partly parallel LDPC code decoder in Verilog.

Architecture

Implemented the architecture proposed in this paper

About

Implementation of Partially Parellel LDPC Code Decoder in Verilog

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published