This is a simple CISC architecture
This is being completely redone and is now a RISC-V implementation
-
Notifications
You must be signed in to change notification settings - Fork 0
A simple CPU written in verilog (maybe one day actually print it on a pcb??)
License
IbrahimFadel/cpu
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A simple CPU written in verilog (maybe one day actually print it on a pcb??)
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published