100DaysOfRTL One RTL a day, keeps the verification engineer away Toolchain: iverilog for simulation gtkwave for wave viewing yosys for synthesis make for managing the infra