You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
I'm trying to compile this core without SRC1_DBGC_EN set. However, I get an error on line 552 of scr1_pipe_top.sv stating that rst_n is declared implicitly. Is this wire supposed to be pipe_rst_n from the module input?
The text was updated successfully, but these errors were encountered:
I'm trying to compile this core without
SRC1_DBGC_EN
set. However, I get an error on line 552 ofscr1_pipe_top.sv
stating thatrst_n
is declared implicitly. Is this wire supposed to bepipe_rst_n
from the module input?The text was updated successfully, but these errors were encountered: