Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Non-Debug Reset #4

Open
enfreck opened this issue Feb 3, 2025 · 1 comment
Open

Non-Debug Reset #4

enfreck opened this issue Feb 3, 2025 · 1 comment

Comments

@enfreck
Copy link

enfreck commented Feb 3, 2025

I'm trying to compile this core without SRC1_DBGC_EN set. However, I get an error on line 552 of scr1_pipe_top.sv stating that rst_n is declared implicitly. Is this wire supposed to be pipe_rst_n from the module input?

@enfreck
Copy link
Author

enfreck commented Feb 3, 2025

Additionally, exu_busy comes up with an implicitly defined warning on line 435 of scr1_pipe_top.sv

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant