Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update libpfm4 to commit 161297 #173

Merged

Conversation

Treece-Burgess
Copy link
Contributor

@Treece-Burgess Treece-Burgess commented Mar 21, 2024

Pull Request Description

Update libpfm4. See commit history below.

NOTE: Intel SapphireRapids uncore PMU support for CHA, UPI, and IMC were added without testing, as the PAPI team currently doesn't have access to these architectures.

Current with
commit 33513ef78f0d81edb277e0d0fd16411abb161297
Author: Stephane Eranian [email protected]
Date: Thu Jan 18 21:55:46 2024 -0800

Add Intel SapphireRapids uncore PMU support for CHA

Adds the Coherence and Home Agent (CHA) for Intel SapphireRapids.
Based on Intel JSON events v1.17 published from
github.com/intel/perfmon/SPR

Signed-off-by: Stephane Eranian <[email protected]>

commit e943f891e9f1d63c4b55bac051ca7b2b3979b25f
Author: Stephane Eranian [email protected]
Date: Mon Jan 15 17:10:28 2024 -0800

Add Intel SapphireRapids uncore PMU support for UPI

Adds the Ultra Path Interconnect PMU (UPI) for Intel SapphireRapids.
Based on Intel JSON events v1.17 published from
github.com/intel/perfmon/SPR

Signed-off-by: Stephane Eranian <[email protected]>

commit 10b8044a90ba512be2b10e9425330e989cc22d01
Author: Stephane Eranian [email protected]
Date: Fri Jan 12 21:55:04 2024 -0800

Add Intel SapphireRapids uncore PMU support for IMC

Adds the memory controller PMU (IMC) for SapphireRapids.
Based on Intel JSON events v1.17 published from
github.com/intel/perfmon/SPR

Signed-off-by: Stephane Eranian <[email protected]>

Author Checklist

  • Description
    Why this PR exists. Reference all relevant information, including background, issues, test failures, etc
  • Commits
    Commits are self contained and only do one thing
    Commits have a header of the form: module: short description
    Commits have a body (whenever relevant) containing a detailed description of the addressed problem and its solution
  • Tests
    The PR needs to pass all the tests

Current with
commit 33513ef78f0d81edb277e0d0fd16411abb161297
Author: Stephane Eranian <[email protected]>
Date:   Thu Jan 18 21:55:46 2024 -0800

    Add Intel SapphireRapids uncore PMU support for CHA

    Adds the Coherence and Home Agent (CHA) for Intel SapphireRapids.
    Based on Intel JSON events v1.17 published from
    github.com/intel/perfmon/SPR

    Signed-off-by: Stephane Eranian <[email protected]>

commit e943f891e9f1d63c4b55bac051ca7b2b3979b25f
Author: Stephane Eranian <[email protected]>
Date:   Mon Jan 15 17:10:28 2024 -0800

    Add Intel SapphireRapids uncore PMU support for UPI

    Adds the Ultra Path Interconnect PMU (UPI) for Intel SapphireRapids.
    Based on Intel JSON events v1.17 published from
    github.com/intel/perfmon/SPR

    Signed-off-by: Stephane Eranian <[email protected]>

commit 10b8044a90ba512be2b10e9425330e989cc22d01
Author: Stephane Eranian <[email protected]>
Date:   Fri Jan 12 21:55:04 2024 -0800

    Add Intel SapphireRapids uncore PMU support for IMC

    Adds the memory controller PMU (IMC) for SapphireRapids.
    Based on Intel JSON events v1.17 published from
    github.com/intel/perfmon/SPR

    Signed-off-by: Stephane Eranian <[email protected]>
@jagode jagode self-requested a review March 21, 2024 16:30
@Treece-Burgess Treece-Burgess merged commit 0bba0f8 into icl-utk-edu:master Mar 21, 2024
24 of 26 checks passed
@dbarry9
Copy link
Contributor

dbarry9 commented Mar 28, 2024

These commits have been validated on the University of Oregon OACISS Picard system. Here is the pertinent output from the papi_component_avail utility:

Name: perf_event_uncore Linux perf_event CPU uncore and northbridge
Native: 3754, Preset: 0, Counters: 287
PMUs supported: rapl, spr_unc_imc0, spr_unc_imc1, spr_unc_imc2, spr_unc_imc3, spr_unc_imc4
spr_unc_imc5, spr_unc_imc6, spr_unc_imc7, spr_unc_upi0, spr_unc_upi1, spr_unc_upi2
spr_unc_cha0, spr_unc_cha1, spr_unc_cha2, spr_unc_cha3, spr_unc_cha4, spr_unc_cha5
spr_unc_cha6, spr_unc_cha7, spr_unc_cha8, spr_unc_cha9, spr_unc_cha10
spr_unc_cha11, spr_unc_cha12, spr_unc_cha13, spr_unc_cha14, spr_unc_cha15
spr_unc_cha16, spr_unc_cha17, spr_unc_cha18, spr_unc_cha19, spr_unc_cha20
spr_unc_cha21, spr_unc_cha22, spr_unc_cha23, spr_unc_cha24, spr_unc_cha25
spr_unc_cha26, spr_unc_cha27, spr_unc_cha28, spr_unc_cha29, spr_unc_cha30
spr_unc_cha31, spr_unc_cha32, spr_unc_cha33, spr_unc_cha34, spr_unc_cha35
spr_unc_cha36, spr_unc_cha37, spr_unc_cha38, spr_unc_cha39, spr_unc_cha40
spr_unc_cha41, spr_unc_cha42, spr_unc_cha43, spr_unc_cha44, spr_unc_cha45
spr_unc_cha46, spr_unc_cha47, spr_unc_cha48, spr_unc_cha49, spr_unc_cha50
spr_unc_cha51, spr_unc_cha52, spr_unc_cha53, spr_unc_cha54, spr_unc_cha55
spr_unc_cha56, spr_unc_cha57, spr_unc_cha58, spr_unc_cha59

Here is an example of output from the papi_command_line utility:

This utility lets you add events from the command line interface to see if they work.

Successfully added: spr_unc_imc0::UNC_M_ACT_COUNT:cpu=0

spr_unc_imc0::UNC_M_ACT_COUNT:cpu=0 : 2752


Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants