readme.md

Five-Stage Pipeline CPU Verilog Implementation on FPGA by Shuai Li.

• Report.