Skip to content

Actions: FEX-Emu/FEX

Actions

Vixl Simulator run

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
vixl_simulator.yml
1,157 workflow run results
1,157 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Merge pull request #3525 from Sonicadvance1/move_cpubackend Vixl Simulator run #4378: Commit f6639c3 pushed by Sonicadvance1
April 1, 2024 13:47 3m 34s main
main
April 1, 2024 13:47 3m 34s
Fix reference to out of bounds address in offsetof Vixl Simulator run #4377: Pull request #3538 synchronize by pmatos
April 1, 2024 11:15 4m 6s pmatos:OffsetofOoB
pmatos:OffsetofOoB
April 1, 2024 11:15 4m 6s
Fix reference to out of bounds address in offsetof Vixl Simulator run #4376: Pull request #3538 synchronize by pmatos
April 1, 2024 07:53 2m 6s pmatos:OffsetofOoB
pmatos:OffsetofOoB
April 1, 2024 07:53 2m 6s
Fix reference to out of bounds address in offsetof Vixl Simulator run #4375: Pull request #3538 synchronize by pmatos
April 1, 2024 07:35 2m 21s pmatos:OffsetofOoB
pmatos:OffsetofOoB
April 1, 2024 07:35 2m 21s
RA: drop dead block interference code Vixl Simulator run #4374: Pull request #3543 opened by alyssarosenzweig
April 1, 2024 00:51 2m 7s alyssarosenzweig:ra/dead-code
alyssarosenzweig:ra/dead-code
April 1, 2024 00:51 2m 7s
Eliminate xblock liveness with rep cmp/lod/scas Vixl Simulator run #4373: Pull request #3542 opened by alyssarosenzweig
April 1, 2024 00:40 2m 12s alyssarosenzweig:ra/rep
alyssarosenzweig:ra/rep
April 1, 2024 00:40 2m 12s
optimize clc Vixl Simulator run #4372: Pull request #3541 opened by alyssarosenzweig
April 1, 2024 00:01 2m 13s alyssarosenzweig:opt/clc
alyssarosenzweig:opt/clc
April 1, 2024 00:01 2m 13s
smash Vixl Simulator run #4371: Pull request #3540 synchronize by alyssarosenzweig
March 31, 2024 23:54 2m 30s alyssarosenzweig:ra/rep-cmp
alyssarosenzweig:ra/rep-cmp
March 31, 2024 23:54 2m 30s
smash Vixl Simulator run #4370: Pull request #3540 synchronize by alyssarosenzweig
March 31, 2024 23:42 3m 40s alyssarosenzweig:ra/rep-cmp
alyssarosenzweig:ra/rep-cmp
March 31, 2024 23:42 3m 40s
smash Vixl Simulator run #4369: Pull request #3540 synchronize by alyssarosenzweig
March 31, 2024 23:41 2m 45s alyssarosenzweig:ra/rep-cmp
alyssarosenzweig:ra/rep-cmp
March 31, 2024 23:41 2m 45s
smash Vixl Simulator run #4368: Pull request #3540 opened by alyssarosenzweig
March 31, 2024 21:55 3m 35s alyssarosenzweig:ra/rep-cmp
alyssarosenzweig:ra/rep-cmp
March 31, 2024 21:55 3m 35s
rewrite ROL/ROR Vixl Simulator run #4367: Pull request #3539 synchronize by alyssarosenzweig
March 31, 2024 18:47 3m 36s alyssarosenzweig:ra/rol-ror2
alyssarosenzweig:ra/rol-ror2
March 31, 2024 18:47 3m 36s
Merge pull request #3537 from Sonicadvance1/remove_vla_ra Vixl Simulator run #4366: Commit 67baff8 pushed by alyssarosenzweig
March 31, 2024 18:44 3m 39s main
main
March 31, 2024 18:44 3m 39s
rewrite ROL/ROR Vixl Simulator run #4365: Pull request #3539 opened by alyssarosenzweig
March 31, 2024 18:43 2m 35s alyssarosenzweig:ra/rol-ror2
alyssarosenzweig:ra/rol-ror2
March 31, 2024 18:43 2m 35s
Fix reference to out of bounds address in offsetof Vixl Simulator run #4364: Pull request #3538 opened by pmatos
March 31, 2024 10:39 2m 39s pmatos:OffsetofOoB
pmatos:OffsetofOoB
March 31, 2024 10:39 2m 39s
RA: Removes VLA usage Vixl Simulator run #4363: Pull request #3537 opened by Sonicadvance1
March 30, 2024 23:54 2m 5s Sonicadvance1:remove_vla_ra
Sonicadvance1:remove_vla_ra
March 30, 2024 23:54 2m 5s
Merge pull request #3530 from alyssarosenzweig/opt/cmpxchg-flags2 Vixl Simulator run #4362: Commit 2a625a4 pushed by alyssarosenzweig
March 30, 2024 19:22 2m 19s main
main
March 30, 2024 19:22 2m 19s
Optimize cmpxchg with flagm Vixl Simulator run #4361: Pull request #3530 synchronize by alyssarosenzweig
March 30, 2024 18:14 3m 9s alyssarosenzweig:opt/cmpxchg-flags2
alyssarosenzweig:opt/cmpxchg-flags2
March 30, 2024 18:14 3m 9s
Merge pull request #3528 from alyssarosenzweig/ra/xsave-xrstor Vixl Simulator run #4360: Commit d25ace4 pushed by alyssarosenzweig
March 30, 2024 18:11 2m 33s main
main
March 30, 2024 18:11 2m 33s
OpcodeDispatcher: eliminate xblock liveness for rcl/rcr Vixl Simulator run #4359: Pull request #3536 opened by alyssarosenzweig
March 30, 2024 17:45 2m 50s alyssarosenzweig:ra/rcl-rcr
alyssarosenzweig:ra/rcl-rcr
March 30, 2024 17:45 2m 50s
WIP: Moves Thread state tracking to frontend Vixl Simulator run #4358: Pull request #3535 synchronize by Sonicadvance1
March 30, 2024 13:46 2m 45s Sonicadvance1:move_threadmanage
Sonicadvance1:move_threadmanage
March 30, 2024 13:46 2m 45s
WIP: Moves Thread state tracking to frontend Vixl Simulator run #4357: Pull request #3535 opened by Sonicadvance1
March 30, 2024 13:28 2m 54s Sonicadvance1:move_threadmanage
Sonicadvance1:move_threadmanage
March 30, 2024 13:28 2m 54s
FEXCore: Move nearly all IR definitions to internal Vixl Simulator run #4356: Pull request #3534 synchronize by Sonicadvance1
March 30, 2024 00:20 5m 7s Sonicadvance1:move_ir_defines
Sonicadvance1:move_ir_defines
March 30, 2024 00:20 5m 7s
Merge pull request #3533 from Sonicadvance1/remove_debugstore Vixl Simulator run #4355: Commit 2ad170b pushed by lioncash
March 30, 2024 00:19 2m 46s main
main
March 30, 2024 00:19 2m 46s
FEXCore: Move nearly all IR definitions to internal Vixl Simulator run #4354: Pull request #3534 opened by Sonicadvance1
March 29, 2024 22:29 3m 34s Sonicadvance1:move_ir_defines
Sonicadvance1:move_ir_defines
March 29, 2024 22:29 3m 34s